

B3
cont

4 coupled state machine (TCSM) responsive a second set of encryption opcodes,
5 wherein protocol processing operations are performed by the ALU and encryption
6 operations are performed by the encryption execution unit.

22. (New) The processor of Claim 21, wherein the processor is a microcontroller core
(TMC) processor and further comprises:
an instruction fetch stage;
an instruction decode stage to decode an instruction fetched by the instruction
fetch stage;
an execution stage to execute a decoded instruction; and
a memory write-back stage to write a result of said execution stage to memory.

a'

23. (New) The processor of Claim 21, further comprise:
one or more internal registers;
a bus operatively connecting the one or more internal registers to both the ALU
and the encryption execution unit;
a multiplexer having inputs from both the ALU and the encryption execution unit,
the multiplexer outputting a selected input.

24. (New) The processor of Claim 21, wherein the encryption TCSM unit comprises:
a data encryption standard (DES) functional component cooperatively coupled to
a sub-key generation functional component.

1 25. (New) The processor of Claim 24, wherein the DES functional component com-
2 prises:
3 a state machine that executes each round of a DES function.

1 26. (New) The processor of Claim 24, wherein the sub-key generation functional
2 component comprises:
3 a state machine that generates a sub-key as needed for each round of the DES
4 function

1 27. (New) A method for providing encryption functions within a pipelined processor
2 in a network switch, the method comprising the steps of:
3 associating a first set of opcodes with an ALU internal to the processor;
4 associating a second set of encryption opcodes with an encryption execution unit
5 internal to the processor having an encryption tightly coupled state machine (TCSM),
6 wherein protocol
7 processing operations are performed by the ALU and encryption operations are per-
8 formed by the encryption execution unit.

1 28. (New) The method of Claim 27, further comprise the step of:
2 providing one or more internal registers;
3 providing a bus operatively connecting the one or more internal registers to both
4 the ALU and the encryption execution unit;
5 providing a multiplexer having inputs from both the ALU and the encryption exe-
6 cution unit, the multiplexer outputting a selected input.

1 29. (New) The method of Claim 27 further comprising the step of:
2 initializing the encryption TCSM unit in response to a first instruction that defines
3 a form of operation to be performed.

a'
1 30. (New) The method of Claim 29, wherein the step of initializing comprises the
2 steps of:
3 decoding a first portion of the first instruction to initialize the DES functional
4 component; and
5 decoding a second portion of the first instruction to initialize the sub-key genera-
6 tion functional component.

1 31. (New) The method of Claim 27, further comprising the steps of:
2 executing a second instruction including an encryption opcode that specifies
3 loading an initial key from a memory into the sub-key generation functional component
4 of the TCSM unit.

See B5
1 32. (New) The method of Claim 27, further comprising the steps of:
2 performing a DES function in response to execution of a third instruction having a
3 field containing an encryption opcode that specifies loading plaintext and initialing the
4 DES operations;

1 33. (New) A computer readable media, comprising: said computer readable media
2 containing instructions for execution in a processor for the practice of the method of
3 claim 10 or claim 27.

at
C15

1 34. (New) Electromagnetic signals propagating on a computer network, comprising:
2 said electromagnetic signals carrying instructions for execution on a processor for the
3 practice of the method of claim 10 or claim 27.